================================================================================ DATE : Dec 29, 2021 TO : Multi-Core Intel(R) Xeon(R) Processor-Based Server Platform customers SUBJECT : BIOS Release notes ================================================================================ LEGAL INFORMATION ================================================================================ Information in this document is provided in connection with Intel Products and for the purpose of supporting Intel developed server boards and systems. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Intel is a registered trademark of Intel Corporation. *Other names and brands are the property of their respective owners. Copyright (C) 2022 Intel Corporation. ================================================================================ ABOUT THIS RELEASE ================================================================================ Build Stamp: SE5C620.86B.01.02.0006 Build Date: Dec 27, 2021 ================================================================================ Supported Platforms ================================================================================ AmericanPass R01020006_AmericanPass_LBG_ICX_prd.bin Checksum: 0x5D76448A SFID offset: 0x7B8024 SFID value: 0xEC3FD68C ================================================================================ BIOS COMPONENTS/CONTENTS ================================================================================ Processors supported: 3rd Gen Xeon Scalable Family Processor Microcode versions: CPUID Version Status 606a4 0x0b000280 (ICX-SP HCC L0) 606a5 0x0c0002f0 (ICX-SP XCC C0) 606a6 0x0d000311 (ICX-SP XCC D0/D1/D2 & HCC M1) SATAAHCI: v2.00i VROCSataEfi: v7.5.0.1152 VROCsSataEfi: v7.5.0.1152 BIOSACM: Production,v1.0.D_LBG SINIT: Production,v1.0.F_LBG NvmDimmDriver: v02.00.00.3866 NvmDimmHii: v02.00.00.3866 ASTVBIOS: v1.09 VMDVROC2: v7.5.0.1152 VMDVROC1: v7.5.0.1152 SPS: 04.04.04.056 PCH PFR SVN: 01 ================================================================================ INSTALLATION NOTES ================================================================================ WARNING: It is very important to follow these instructions as they are written. Failure to update using the proper procedure may cause damage to your system. Firmware Update Tools: Sysfwupdt 1. Copy the entire contents of the SUP package to a USB flash drive. (All of the files in the package must reside in the same directory.) 2. Boot to the UEFI Shell and make the mapped USB Flash device the default drive. Example: Shell> fs0: (or fs1:) 3. Run UpdBIOS_AMP.nsh script 4. The system will reboot automatically after BIOS update is complete. The screen will be blank for several minutes and the system status LED will blink green/ywllow while the ID LED will stay on. 5. Do *NOT* interrupt this process. 6. After update is fully done, the system will power on automatically ================================================================================ SVN_BYPASS Jumper ================================================================================ The BIOS SVN Downgrade Jumper is labeled SVN_BYPASS on the server board. When this jumper is moved from its default pin position (pins 1–2), it allows the module firmware (including BIOS) in the PFR-controlled PCH capsule file to be downgraded to a lower Security Version Number (SVN). This jumper is used when there is a need for the compute module to power on using a BIOS revision with a lower SVN. To use the SVN Bypass jumper, perform the following steps: 1. Power down the selected compute module. 2. Remove the compute module from the chassis 3. Remove the riser assembly #2 from the compute module. 4. Move the “SVN_Bypass” (J16) jumper from pins 1–2 (Default) to pins 2–3 (Enabled). 5. Reinstall the compute module in the chassis. 6. Power on the compute module. The system automatically boots to the EFI shell. 7. Update the BIOS by running the command: sysfwupdt.efi -u xxx.bin -recovery. 8. After the BIOS update has successfully completed, power down the compute module. 9. Remove the compute module from the chassis. 10. Move the “SVN_Bypass” (J16) jumper back to pins 1–2 (default). 11. Reinstall the riser assembly #2 into the compute module. 11. Reinstall the compute module in the chassis. 12. Power on the compute module. During POST, press to access the BIOS Setup utility to configure and save desired BIOS options. ================================================================================ IMPORTANT NOTICE ================================================================================ 1. Please use flash programmer to update BIOS to version 1019.D39. 2. Please add parameter "UpdateNvram" during online upgrade/downgrade to the BIOS A019D39. 3. Please add parameter "UpdateNvram" during online upgrade/downgrade to the BIOS A020P17. Update BIOS with the command: sysfwupdt.efi -u XXX_UpdateCapsule.bin UpdateNvram (Please use Sysfwupdt_V14_2_Build3 or newer versions) Note: Customer's settings will be lost after update with "UpdateNvram" parameter 4. Starting form the version 20P19, BIOS release package contains flash update utility Sysfwupdt_V14_2_Build9 which works with BIOS 20P15 or later. If the system BIOS is lower than 20P15, please update the BIOS to the version 20P15 first and after that update to the latest BIOS. 5. BIOS 20P19 and flash tool Sysfwupdt_V14_2_Build9 must work with BMC 2.72 or later, otherwise system will not auto power on after flashing BIOS. Please refer to the issue 2103638640. 6. BIOS 20P19 and flash tool Sysfwupdt_V14_2_Build9 have below known issues: 2103638642/2103638732/2103639051. 7. From A020.P17, AMP PFR Provision default change to "Enable". 8. From A020.P23, AMP modify SPS setting of DCI Enable = 0, same with TNP/CYP. 9. BIOS A020.P25 must work with correct BMC and CPLD, otherwise it will have known issues: 2103638642/2103638732/2103639051/2103639969. Please refer to ReleaseNotes_R01010003_ICX.txt. 10. When flashing the BIOS image which has the SVN lower than the currently installed verion, need to add "-recovery" parameter to the flash command. (e.g. sysfwupdt.efi -u xxx.bin -recovery) 11. Starting form the version B020.P30, PFR Lock default state will change to "Enable" to follow TNP/CYP. 12. Starting from the version B020.P30, HW Validation Test Only page is hidden, to follow TNP/CYP. ================================================================================ KNOWN ISSUES/WORKAROUND ================================================================================ 1.Starting from B020.P24, BIOS by default reads GPIO pin to detect which BP installed in system. For AMP alpha MB and U.2 BP without reworked GPIO, BIOS will not recognize BP and will not enable VPP hotplug for IIO PCIe port. W/A: In Setup -> Advanced -> HW Validation Test Only page, enable "BP Auto Detect WorkAround". This will force BIOS to enable E1.L config (enable VPP hotplug for 8 IIO PCIe ports in a Node). Note: from B020.P30 BIOS the HW Validation Test Only page is hidden, please use old BIOS for alpha board or change to beta board. ================================================================================ CHANGE LIST ================================================================================ 01.02.0006 ================================================================================ This BIOS version is based on AMP 01.02.0004 code base and adds below code change: Update BIOS ACM and SINIT to 0020.P41 to fix HSD-ES: 2103647396, [Windows2022] Secure core AQ cert setup]AMP system can not boot to windows desktop if set firmware protection to on under widnows, it always reboots automatically after completing POST. ================================================================================ 01.02.0004 ================================================================================ This BIOS version is based on AMP 01.02.0003 code base and adds below code change: Update ICX XCC D0 microcode to 0x0d000311 to fix HSD-ES 14014984799. Modify BMC handshake code. Modify AMP RsdSmbiosDataUpdate () trigger event, follow TNP/CYP. Add MUX Reset GPIO pin TX State lock. ================================================================================ 01.02.0003 ================================================================================ This BIOS version is based on AMP 01.02.0002 code base and adds below code change: Update OpenSSL to 1.1.1j (security fix) from 0020.P37 code base. ================================================================================ 01.02.0002 ================================================================================ This BIOS version is based on AMP 01.02.0001 code base and adds below code change: HSD-ES: 1509723062, SSD can not be recognized in node CPU-0 when BMC update Retimer FW(1/13 nodes). Add MailBox register 0x607 to do handshake to notify BMC when can access SMBus MUX for HSBP CPLD/Retimer FW update operation. Enable GPP_C11 lock SMBus MUX function if no HSBP CPLD/Retimer FW update. ================================================================================ 01.02.0001 ================================================================================ This is the first "R" BIOS version: 01.02.0001 Changes in this version: HSD-ES: 2103639726, [AMP]System will auto reboot after disabling onboard video in EWS->BIOS Configurations->PCI Configuration. To support fix HSD 2103640179 and 1509360760, modify SPS scan rate period setting to 1s as WA. Add Intel fix for production line SUT hang at EE after CST test issue. Fix setup callback not execute issue. ================================================================================ B020.P30 ================================================================================ Change PFR Lock default state to enable. HW Validation Test Only page is hidden. AMP Gold build HW change: remove serial port B AMP Gold build HW change: remove internal USB port HSD-ES: 2103640970, There is no System Event Log Full (post code 84FF) shown in error manager when system event log is full. Sync TNP fix of HSD-ES: 1509348850, [L9][TNP]unexpected SEL detected during cycling test: NM Exception (#0x18) Informational event: NM Exception reports a Node Manager (NM) Exception event ================================================================================ A020.P30 ================================================================================ This release is mapping to PC daily build: WHITLEY.0.PCB.0020.P.30 Server-RC-0.2.2.0034 HSD-ES: 1509283474, VT-d / VT / TXT value cannot be changed via ITK. HSD-ES: 1508772959, Fix that DCM console display storage capacity is 0 in inventory information and health status is unknown. HSD-ES: 1508841934, No error info feedback when flash corrupted image with sysfwupdt(14.2 build9). HSD-ES: 1509267104, [CYP][CST]CYP OCP port Physical Slot Number (PSN) should display Slot 3. HSD-ES: 2103640373, Stop Bits is shown '0' in SPCR table. HSD-ES: 14014151709, [ICX] Increase rrsr for channels that have roundtrip > 0x5a. HSD-ES: 22013162072, [ICX_FW_EVAL] SUT hungs while running Fisher tool command in RHEL OS. HSD-ES: 2103639620, [ICX]SMBIOS type 9, 192 and 200 are incorrect with retimer(PBA M20464-100) attached.(Q3QSBR). HSD-ES: 22013035870, System occurred iMC data parity error with MCACOD = 405 during stress. Check if dedicated BMC lan port exist then show on Diag screen. ================================================================================ A020.P29 ================================================================================ This release is mapping to PC daily build: WHITLEY.0.PCB.0020.P.29 Server-RC-0.2.2.0033 Please refer to ReleaseNotes_0020P29_ICX.txt for change list of 0020.P29 Add VMD Direct Assign options to AMP VMD ports. ================================================================================ A020.P28 ================================================================================ This release is based on PC daily build: WHITLEY.0.PCB.0020.P.28 Server-RC-0.2.2.0032 HSD-ES: 2103640187, [AMP] PWRDIS doesn't control for VPP -- bit 2 HSD-ES: 18016147518, Mask EB errors from being escalated to Receiver Error HSD-ES: 1509142909, No BPM scrtm error. HSD-ES: 1509019075, Sync WhitleyPcPkg with WhitleyRpPkg code HSD-ES: 1509206537, CCB 3340 Root port help string not match the option name. HSD-ES: 2103640145, In BMC force update mode,BIOS/ME inband update fail with sysfwupdt tool. HSD-ES: 2103640245, Gray out setup Sub NUMA item if CPU core numbers is less than 12. HSD-ES: 22011887647, add scrtm error check. Gen3 Ph3 TxEq Manual Precursor/ Postcursor default value change. HSD-ES: 22012862056, PCIe Dfx Wa to support MPS configs like 512 x8 Gen1/2/3. Merge AMP code into Whitley trunk. HSD-ES: 2103640169, ITK BIOS option doesn't match "intel tool support list" form Spec_v1.02_Premark03252021. HSD-ES: 22011887647, Support Granular SCRTM error handling. HSD-ES: 14014078016, Modify NM core disable algorithm HSD-ES: 18016118881, Set rx_dword144 register fields after MGPHY recipe application and before link training. HSD-ES: 2103640245, Gray out setup Sub NUMA item if CPU core numbers is less than 12. HSD-ES: 1509185597, Whitley KW issue reported when merging AMP code. HSD-ES: 1509173438, Correct PCIe ASPM Support option setting. HSD-ES: 22011837665, [ICX] [RAS] [ADDDC] Reverse and Remaping Bank VLS is causing system hang. ================================================================================ A020.P25 ================================================================================ Merge code change to fix 2103639051 [ICX][CCB 3327]SUT will not auto power on at second T-1 state after flash BIOS recovery region via Sysfwupdt_V14_2_Build9. ================================================================================ B020.P24 ================================================================================ 1.Enable GPIO detect BP feature for AMP beta board, and add setup item to force E1.L BP for alpha board. 2.EWS's Storage information page have incorrect information when BIOS enable VMD. ================================================================================ A020.P24 ================================================================================ 1.Please refer to ReleaseNotes_0020P24_ICX.txt for 0020.P24 BIOS common change list. 2.HSD-ES:2103639570 : There is no SEL log for UPI CE when inject UPI correctable error. 3.HSD-ES:2103639719 WHLK detect 10*usb3.0 port but AMP only have 3*usb3.0 port. 4.HSD-ES:2103639710: 'SOL for Baseboard Mgmt2' is redundant option in BIOS setup for AMP. 5.HSD-ES:2103639712: Help text and BIOS setup spec of System Event Log is shown View/Configure 'memory' information. 6.HSD-ES:2103639714: The subitems of PCIE SSD port's value can't be choosen after set Volume Management Device option to "Enabled". 7.Fix Setup IIO NTB page not correct. 8.Fix Setup Link Speed page not correct. ================================================================================ A020.P23 ================================================================================ 1.Please refer to ReleaseNotes_0020P22_ICX.txt for 0020.P22 BIOS common change list. 0020.P23 BIOS fix HSD-ES:210363907: Current Active Processor Cores is not changed after change Active Processor Cores via syscfg. 2.HSD-ES:2103639448: System can't boot in tboot OS and reboot at "Loading initial ramdisk ˇK" screen when enable TXT. 3.HSD-ES:2103639596: System auto reboot when run "getsec64.efi -l SENTER -i" with enable TXT. 4.HSD-ES:2103639371: [AMP][PSU] SMBAlert# signal kept low but back to high level when AC plug out of PSU4. 5.Update RSD SMBIOS Type194 and Type199 for AMP. ================================================================================ A020.P20 ================================================================================ 1.Please refer to ReleaseNotes_0020P20_ICX.txt for 0020.P20 BIOS common change list. One exception is HSD-ES:1508887608, Change PFR LOCK to enabled by default. AMP remain PFR Lock disable in development phase. 2.HSD-ES:2103639219: SMBIOS Type 8 is incorrect. 3.HSD-ES:2103639302: The 'PFR Provision' default value in BIOS setup and ITK isn't match the BIOS setup spec v1.02 requirment. 4.HSD-ES:2103639129: The 'USB front ports enable' option is listed at BIOS setup but system doesn't support it. ================================================================================ B020.P17 ================================================================================ 1.Please refer to ReleaseNotes_0020P17_ICX.txt for 0020.P17 BIOS common change list. 2.HSD-ES:2103639026: U.2 HDD LED status is incorrect when RAID Fail/set "Locate LED" to "ON" in BIOS, SPEC request is "Amber" but actual is "OFF". 3.HSD-ES:2103638974: The Platform_ID D50AMP in BIOS setup is incorrect. 4.HSD-ES:2103639009: POST screen show incorrect Baseboard NIC information. 5.Enable setup HW Validation page. ================================================================================ A020.P17 ================================================================================ 1.Please refer to ReleaseNotes_0020P17_ICX.txt for 0020.P17 BIOS common change list. 2.AMP BIOS version rule change to A0xx.xxx. Ex: AMP BIOS A020.P17 is based on TNP/CYP 0020.P17 code. 3.Fix serial port B is default disabled and setup item is hidden. 4.In setup PFR page, CPLD Common Version files show wrong string TNPxxx. 5.Add setup VMP settings for BP PCIe SSD. For current board cannot determine which BP installed, force E1.L BP (4 VMD port per CPU). ================================================================================ 1019.D39 ================================================================================ 1.Initial release for AmericanPass board. 2.Based on TNP/CYP 0019.D39 BIOS and modify below: PFR provision default disable. DCI default enable. 3.This release is mapping to RP daily build: WHITLEY.0.RPB.0019.d.39 4.RP release Reference code version: Server-RC-0.2.1.0068